ASIC Physical Design Post-Layout Verification

Home > 2.DIGITAL, ASIC > ASIC Physical Design Post-Layout Verification

January 29, 2014 Leave a comment Go to comments

ASIC Physical Design (Standard Cell)

Mentor Graphics Analog/Mixed-Signal IC Design Flow

Calibre Layout-vs-Schematic (LVS) Check

Enter your comment here...

Fill in your details below or click an icon to log in:

Email (required) (Address never made public)

Name (required)

Website

You are commenting using your WordPress.com account. ( Log Out / Change )

You are commenting using your Google+ account. ( Log Out / Change )

You are commenting using your Twitter account. ( Log Out / Change )

You are commenting using your Facebook account. ( Log Out / Change )

Connecting to %s

MiXeDsIgNaL